

CENTRAL

1 of 2

Time: 3 hrs.

1

2

3

4

5

15CS72

(10 Marks)

(08 Marks)

6 a. Consider the following reservation table for a three-stage pipeline.

	1	2	3	4	5	6	7	8	
\mathbf{S}_1	Х					Х		Х	
S_2		Х		Х					
S_3			Х		Х		Х		

- (i) What are the forbidden latencies and initial collision vector?
- (ii) Draw the state transition diagram.
- (iii) List all simple cycles and greedy cycles.
- (iv) Determine MAL.
- (v) Determine the pipeline throughput.
- b. List the different mechanisms for instruction pipelining. Explain any one in detail. (06 Marks)

<u>Module-4</u>

- 7 a. What is cache coherence problem? What are the different causes of cache inconsistencies? Explain n detail. (10 Marks)
 - b. Explain store and forward routing and wormhole routing related to message routing. (06 Marks)

R

8a. Describe with relevant sketches three types of cache directory protocols.(10 Marks)b. Explain the context switching policies.(06 Marks)

Module-5

- 9 a. Explain synchronous message passing and asynchronous passing related to message passing model. (08 Marks)
 - b. Explain object oriented programming model.

OR

10a. Explain the concept of operand forwarding with suitable example.(08 Marks)b. Describe in brief Tomasulo's algorithm.(08 Marks)